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信模块采用 Altera 公司 Cyclone II 系列 FPGA 器件 EP2C35F484 内嵌 Niosii 软




























NMR (Nuclear Magnetic Resonance) technology is a powerful tool in researching 
the micro-and-macro structure of materials and interaction for physics、chemistry、 
life science、materials science、environmental science and other subjects, which has 
made important contributions to modern science and human civilization. NMR 
spectrometer as a platform for nuclear magnetic resonance technology is widely used 
in scientific research、education、production、health and all areas of human life, and 
plays a more and more important role. The developed countries attach great 
importance to the research and production of the high resolution NMR spectrometer. 
The annual product income of high resolution NMR spectrometer is several billion 
dollars. However, the high resolution NMR spectrometer is totally dependent on 
import in our country. Therefore, developing the high resolution NMR spectrometer 
with the independent intellectual property is very important. 
This article focuses on the design of room temperature shim power supply in 
NMR spectrometer by taking the “300MHz ~ 500MHz NMR Spectrometer 
Development” as the research project. The design of shim power supply 
communication module is focused in this paper. According to the requirement of 
project description, the shim power supply communication module has two design 
schemes: serial communication and Ethernet communication. The serial 
communication module uses STC89C58RD MCU as a microprocessor to realize the 
serial communication between shim power supply and computer. Ethernet 
communication module uses FPGA embedded Niosii cpu core to custom SOPC 
system to realize Ethernet communication between computer and shim power supply 
through the Ethernet controller DM9000AE. 
The research work of this article includes designing schematic diagram and PCB、
welding circuit and debugging circuit. The target design objectives and design 
requirements are fulfilled in testing. 
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图 1.1 核磁共振波谱仪系统结构图 
Fig. 1.1 NMR spectrometer system diagram 
 
 核磁共振波谱仪主要由 4部分组成，如图 1.1 所示： 
 1. 主计算机系统：包括高性能工作站以及相关附件，用户可选择运行






























非常快的科学仪器。20 世纪 90 年代，由于核磁共振技术和计算机技术的高速发
展，核磁共振波谱仪产品型号的平均更新周期只有 2-3 年，近阶段，由于通讯和
网络技术的发展，核磁共振波谱仪产品又处于一个新的更新期。Varian 公司采用
新网络技术和电子器件，在 2005 年推出了“Varian NMR System”系列核磁共
振波谱仪，开创了“直接驱动”技术，使控制速度更快，系统高度模块化、智能
化。Bruker 公司在 2004 年末，推出采用模块化设计的 Suite 软件和“第二代数字






率范围扩展成 300MHz～500MHz 的系类产品。 
 
1.2 核磁共振技术及其应用 
















































核磁共振技术主要有两个学科分支: 核磁共振波谱(Nuclear Magnetic 
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